# JTAG 2: Enabling

**URL:** https://discourse.securinghardware.com/t/jtag-2-enabling/36
**Category:** APA #1: Embedded & IoT Systems
**Created:** [April 2, 2021, 5:03pm UTC](https://discourse.securinghardware.com/t/jtag-2-enabling/36 "2021-04-02T17:03:14Z")
**Posts on this page:** 2
**Page:** 1

<div class="post-metadata">

### Author: ![db9923](https://discourse.securinghardware.com/letter_avatar_proxy/v4/letter/d/e5b9ba/32.png) [@db9923](https://discourse.securinghardware.com/u/db9923)
#### Post date: [April 2, 2021, 5:03pm UTC](https://discourse.securinghardware.com/t/jtag-2-enabling/36/1 "2021-04-02T17:03:14Z")

</div>

In order to enable JTAG we researched the CPU’s Bootstrapping Pins. Are Bootstrapping Pins a common feature on MCUs that we would expect to find on most devices or is this a rare occurrence and we just got lucky on this board?

---

<div class="post-metadata">

### Author: ![joefitz](https://discourse.securinghardware.com/letter_avatar_proxy/v4/letter/j/838e76/32.png) [@joefitz](https://discourse.securinghardware.com/u/joefitz)
#### Post date: [April 9, 2021, 12:02am UTC](https://discourse.securinghardware.com/t/jtag-2-enabling/36/2 "2021-04-09T00:02:06Z")

</div>

Bootstrap pins are very common. What is uncommon is full documentation of them. It’s safe to assume that even on this device, there are additional undocumented bootstrap pins.
